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Coarse-Grained Online Monitoring of BTI Aging
by Reusing Power-Gating Infrastructure
Vasileios Tenentes, Member, IEEE, Daniele Rossi, Member, IEEE, Sheng Yang, Saqib Khursheed,
Bashir M. Al-Hashimi, Fellow, IEEE, and Steve R. Gunn
Abstract— In this paper, we present a novel coarse-grained
technique for monitoring online the bias temperature instabil-
ity (BTI) aging of circuits by exploiting their power gating
infrastructure. The proposed technique relies on monitoring
the discharge time of the virtual-power-network during standby
operations, the value of which depends on the threshold voltage
of the CMOS devices in a power-gated design (PGD). It does
not require any distributed sensors, because the virtual-power-
network is already distributed in a PGD. It consists of a
hardware block for measuring the discharge time concurrently
with normal standby operations and a processing block for
estimating the BTI aging status of the PGD according to collected
measurements. Through SPICE simulation, we demonstrate that
the BTI aging estimation error of the proposed technique is less
than 1% and 6.2% for PGDs with static operating frequency
and dynamic voltage and frequency scaling, respectively. Its area
cost is also found negligible. The power gating minimum idle
time (MIT) cost induced by the energy consumed for monitoring
the discharge time is evaluated on two scalar machine models
using either x86 or ARM instruction sets. It is found less than
1.3× and 1.45× the original power gating MIT, respectively.
We validate the proposed technique through accelerated aging
experiments conducted with five actual chips that contain an
ARM cortex M0 processor, manufactured with a 65 nm CMOS
technology.
Index Terms— Aging, bias temperature instability (BTI), power
gating, sensor.
I. INTRODUCTION
B IAS temperature instability (BTI) is the major agingmechanism in very deep submicron CMOS technolo-
gies [1]. It induces detrimental effects to devices, such as
performance degradation, which can lead to in-the-field fail-
ures. Many techniques for monitoring online the BTI provide
a warning about imminent faults by focusing at its local
detrimental effects. They monitor, in a fine-grained fashion,
devices or paths in a design that are more vulnerable to
aging [2]–[12].
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The sensors utilized for fine-grained BTI monitoring
fall mainly into two categories: sensors monitoring path
delay [2], [3] of logic circuits and sensors monitoring fre-
quency drift in ring oscillators [4]–[6]. The former require the
sensitization of critical paths providing a warning indication,
when the path delay has violated a predefined delay threshold.
The latter integrate ring oscillators at stressed areas and
monitor the aging status of the sensors. Hybrid methods also
exist [7], [8]. Other methods [9]–[11] reduce the area cost by
selecting a subset of critical paths to monitor. However, many
paths of modern circuits can become critical in-the-field due to
temperature and workload variability [1], [12]. Therefore, for
online fine-grained BTI monitoring, multiple devices or paths
should be monitored at various predefined delay thresholds,
impacting inevitably design complexity and area/power cost.
Many online applications require a global indication about
the BTI status of a circuit without a warning indication about
imminent faults. For such applications, a low-cost indica-
tion about the BTI status of a design, in a coarse-grained
fashion, can be practical, and the high cost of fine-grained
monitoring could be avoided. One such application is the
reliability management of multicore systems that requires a
BTI indication for balancing workload among identical cores
under long-term reliability constraints. Such cores share sim-
ilar workload and, therefore, similar fine-grained degradation
characteristics. Another application is the dynamic thermal/
power management (DTM) of system-on-chips (SOCs), such
as those of smart SOCs [13], [14], that tune online power
reduction techniques [15], [16] according to measurements
provided by on-chip sensors. Recent results [17], [18] show
that the BTI-induced threshold voltage Vth degradation of
the CMOS devices is not only accompanied by detrimental
effects, but also by some benefits. Leakage power reduction
techniques become more efficient [17], [19] and static power
consumption decreases over time [18], [20]. Therefore, for
the DTM systems to harvest such aging benefits, a coarse-
grained BTI indication would suffice. Finally, fine-grained BTI
monitoring is not very practical for memories.
In this paper, we present a novel coarse-grained BTI aging
monitoring technique, which is applicable on power-gated
designs (PGDs). Power gating has already been proven as
an effective solution to tackle static power consumption and
has been widely adopted in many modern processors [21].
We show that the leakage current reduction of BTI aging
in nanometer technologies [17], [18] impacts considerably
the virtual-power-network discharge time during the standby
of a PGD. The proposed technique consists of a hard-
ware block for measuring online the virtual-power-network
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
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discharge time, and a processing block for estimating the
BTI aging status of the PGD according to the collected
measurements. The proposed technique provides an indication
about the average aging status of all the CMOS devices in
the PGD, and cannot be used for providing a warning about
imminent faults. However, it features some advantages over
path-based monitoring techniques. First, the discharge time
is measured on the virtual-power-network, which is already
distributed in the PGD, and thus distributed sensors are not
required. Second, high aging estimation resolution is achieved,
because the impact of aging on the discharge time is on the
order of hundreds of nanoseconds, while on path delay it
is on the order of picoseconds. Third, it is also applicable
to memories, because the discharge time is sensitive to the
aging status of all the CMOS devices in the design, and
the workload is not required to be known during design.
Finally, the proposed technique is performed concurrently with
normal standby operations, enabling the harvesting of BTI
static power reduction benefits by online applications, such as
the DTM system of SOCs. To the best of our knowledge, this
is the first coarse-grained technique for online BTI monitoring.
The remainder of this paper is organized as follows. The
SOC architecture with DTM and the discharge time of the
virtual-power-network, denoted as dV hereafter, are intro-
duced in Section II. The results of static power consumption
reduction on designs due to BTI aging are also discussed.
The proposed technique for monitoring the average threshold
voltage degradation induced by BTI, which consists of an
on-chip dV sensor and a processing block is presented in
Section III. The performance and the area cost of the proposed
technique are evaluated by means of SPICE simulation of
IWLS’05 [22] benchmarks in Section IV. Results on the
energy consumed by the processing block using two scalar
machine models with x86 and ARM instruction sets are also
presented, and its impact on the power gating minimum idle
time (MIT) [23] is also evaluated. The discharge time dV
sensitivity to aging is validated through accelerated aging
experiments conducted using five actual chips with an SOC
that contains an ARM cortex M0 processor fabricated with a
65-nm technology in Section V. Finally, conclusions are drawn
in Section VI.
II. BACKGROUND AND MOTIVATION
Fig. 1 shows an SOC architecture with embedded DTM
system [1], [14]. Designs with different power-management
capabilities, such as power gating and dynamic voltage and
frequency scaling (DVFS), are integrated into the SOC. The
DTM system consists of a DTM core and software. It collects
measurements from on-chip sensors related to the status of the
designs (power consumption, temperature, aging, and so on),
and optimizes their features (performance, power consump-
tion, temperature, and reliability) by controlling (accordingly)
the power-management capabilities of the designs [14]. The
interconnection between the designs and the DTM core is
achieved through functional interconnection [bus or network-
on-chip] [1], shared nonvolatile memory (NVM) [1], and
sensor access mechanisms (SAMs) [24]. The DTM core is
used for processing data coming from on-chip sensors.
Fig. 1. SOC architecture with embedded dynamic thermal management.
Fig. 2. (a) Power-gated design (PGD). (b) Power gating control protocols.
Power gating is a static power reduction technique that adds
pMOS Header and/or nMOS Footer power switches, often
referred to as sleep transistors (STs), that allow a circuit to
operate in two modes: the power-ON and the power-OFF mode.
The general scheme using header STs is shown in Fig. 2(a).
During periods of inactivity, the circuit is set in the power-
OFF mode in order to reduce static power consumption.
STs are used for disconnecting the virtual power supply VVdd
of the circuit from the power supply Vdd. The wake-up
(power-OFF → power-ON) and the standby (power-ON →
power-OFF) operations are implemented by a finite state
machine (FSM) that resides in the always-ON (operating
with Vdd) power domain of the power gating controller.
Each operation follows a protocol to coordinate the activation
and deactivation of design features, such as clock gating,
isolation, and state retention [21]. A typical case, where the
circuit is equipped with clock-gating and isolation features,
is shown in Fig. 2(b). With the deassertion of the power-
ON signal, the protocol of the standby operation applied is
to: 1) enable clock-gating; 2) enable isolation by asserting
isolate signal; 3) reset the power-gated logic by asserting the
reset signal; and 4) disconnect VVdd from Vdd by asserting
the sleep signal to open the STs. The protocol of the wake-up
operation is the reverse sequence of actions. The operations
of a PGD can be self-controlled or externally controlled. For
the first case, PGDs contain specialized idle-time monitoring
circuitry for detecting idle periods during their operation,
and for the second case, they are controlled by an external
processing block (the DTM core at our case), which selects
the best suited idle intervals according to system beneficial
objectives (minimizing power, temperature and maximizing
reliability and so on). The proposed coarse-grained BTI mon-
itoring technique has been considered for the second case
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of PGDs. However, in principle, it is also applicable to the
first case. Another approach [25] provides the self-controlled
ability without requiring any idle-time monitoring circuitry
by deploying predefined idle intervals together with intervals
that the circuit operates at higher than nominal voltage.
A coarse-grained BTI indication could also be beneficial to
this approach.
We point out that the virtual power supply VVdd is dis-
tributed by a virtual-power-network in the design, as shown
in Fig. 2(a). We consider to use the virtual-power-network dis-
charge time dV [shown in Fig. 2(b)], which is the time required
by the virtual-power-network to discharge after the assertion
of the sleep signal during a standby protocol application, for
monitoring the BTI of power-gated designs.
Recent research on the effect of Vth degradation of CMOS
devices induced by BTI presented a significant leakage current
reduction. It was shown in [18] that after only one month of
operation, the power consumption due to leakage current drops
to 50% compared with the initial power consumption at time
t = 0. It further reduces to less than 30% and 20% after one
year and ten years of operation, respectively. In [18] all leakage
current components are considered. However, since high-k
technologies (thicker dielectrics) reduce considerably the gate
leakage [21], and the junction leakage I j is not affected by
Vth [26], this phenomenon has been attributed1 to a reduction
of the subthreshold leakage current Isub−th. Particularly, when
the STs are OFF the virtual-power-network VVdd discharges
via the leakage current Ileak [21]
Ileak  I j + Isub−th ∝ I j + (W/L)e
−|q|Vth
λkT (1)
where W is the width, and L is the length of device channel,
q is the electron charge, k is the Boltzmann constant, T is the
temperature, and λ is a fabrication characterization parameter.
According to BTI aging models [27], [28], Vth increases
over time, an effect that decreases circuit subthreshold cur-
rent Isub−th exponentially over time, as derived by (1). Previ-
ous BTI monitoring techniques monitor either the path delay
or the frequency drift of ring oscillators, which are effected
by the active current. The active current varies almost linearly
with Vth [29]. However, Isub−th of a circuit, which affects the
discharge time dV , varies exponentially with Vth. Therefore,
it is expected for Isub−th to be more sensitive to Vth than
the active current, especially after the early lifetime of the
circuit, when the variability of Vth with time t is lower.
These observations motivated the exploration of the virtual-
power-network discharge time, which is affected by Isub−th,
for monitoring BTI.
III. PROPOSED BTI MONITORING TECHNIQUE FOR PGDs
The proposed BTI aging monitoring technique consists of a
virtual-power-network discharge time dV sensor and an online
processing block for estimating BTI aging according to the
1Note that other aging mechanism may also affect leakage. For example, the
hot carrier injection affects, similar to BTI, the threshold voltage, and the time-
dependent dielectric breakdown cause a sudden oxide collapse, increasing the
gate leakage. However, with high-k dielectrics, the gate leakage is the orders
of magnitude lower than the subthreshold.
Fig. 3. Virtual-power-network discharge time dV sensor architecture.
Fig. 4. Characterization process.
collected measurements, which are described in the following.
The cost of the processing block is also analyzed.
A. Discharge Time Sensor
The dV sensor, shown in Fig. 3, is a very small circuit that
resides in the power-gating controller and operates as a time-
to-digital converter. This type of sensors is already used by
power gating DFT infrastructure [30]. The power gating FSM
controls the sensor by asserting the measure signal together
with the sleep signal in order to collect the dV measurement
on every standby operation. Then, the sensor, which consists
of only a logic AND gate, an inverter, and a counter, counts
the clock rising edges c until the virtual voltage VVdd drops to
logic-“1.” This happens when the inverter input (VVdd) drops
below m · Vdd, where m · Vdd is its logic threshold voltage.
Then, its output, the discharged signal, switches to logic-“1,”
deasserting the enable signal of the counter. The c(ti ) value
of the counter is dV at time ti expressed in clock cycles.
Therefore, the measured dV is dV (ti ) = c(ti ) × Tclk, where
Tclk is the circuit clock period. Although the logic threshold
voltage m ·Vdd of the inverter affects the absolute dV (ti ) value,
it does not affect the relative value, which is evaluated as
dV (ti )/dV (t = 0), where dV (t = 0) is the discharge time at
t = 0. However, a logic threshold voltage m · Vdd lower than
0.15·Vdd should be avoided in order to limit the discharge time
(and so the monitoring time) to hundreds of nanoseconds.
B. Collection and Analysis of Characterization Data
The dV BTI-aware characterization process is shown in
Fig. 4. First, CMOS device models are characterized with
Vth using [27] and [28] for various values of aging tem-
perature TA and operating time t . Statistical evaluation of
the workload impact on devices stress was used [12] using
structural correlations of the logic. We considered temperature
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Fig. 5. Discharge time in time t when: (a) constant TM = 80 °C, TA varies; (b) constant TA = 80 °C, TM varies; (c) TM = TA = T .
Fig. 6. Propagation delay and discharge time trend with Vth at pMOS.
Fig. 7.
∑ j=i
j=1 TM (t j ) → TA(ti ): the average temperature during standby
converges to average aging temperature.
TA ∈ ST = [60, 80, 100, 120] °C and time t ∈ St =
[0, 1/12, 2/12, . . . , 1, 2, . . . , 10] years. Next, given the time t
and aging temperature TA , a PGD netlist is mapped with
the device models, accounting for the proper BTI degrada-
tion. Finally, given the temperature TM during the standby
operation, we measure dV through SPICE simulation of the
mapped netlist. The collected values will be referred to as
dV characterization data.
The characterization is applied to a PGD of 21 cascaded
inverters (casc21) synthesized with a 32-nm high-k metal gate
CMOS technology [31]. We have considered a small circuit
in order to explore the tradeoffs using SPICE simulation. The
operating frequency of this circuit, including 30% guardband,
is lower than 4 GHz, which is usually the highest frequency
of commercial applications. The number of STs is selected to
fulfill the constraint of an IR-drop ≤ 10% in this analysis.
The synthesis and SPICE simulations are conducted using
commercial EDA tools. The dV characterization data are
presented in Fig. 5 and are discussed in the following.
In Fig. 5(a), we show the dV characterization data when
the temperature during standby operation is kept constant at
TM = 80 °C and the average aging temperature TA varies
as follows: TA ∈ ST = [60, 80, 100, 120] °C. As expected,
dV increases as time t and aging temperature TA increase.
Indeed, from (1), we derive that the subthreshold leakage
current of the devices of the circuit decreases as their threshold
voltage increases because of BTI [18], [21]. In Fig. 5(b),
we present the dV characterization data when the average
aging temperature is kept constant at TA = 80 °C and the
temperature during standby TM varies as follows: TM ∈ ST =
[60, 80, 100, 120] °C. In this case, dV decreases considerably
with the temperature during standby, since the subthreshold
leakage current (1) of the devices of the circuit increases
substantially with the temperature [21]. If we compare the
dV range of values in Fig. 5(a) (2507 to 5411 ns) with that
in Fig. 5(b) (1375 to 5561 ns) for a specific time (t =
5 years), we conclude that the effect of the temperature during
standby TM on dV overwhelms the effect of average aging
temperature TA. In Fig. 5(c), we present the dV character-
ization data for average aging temperature TA equal to the
temperature during standby TM , TA = TM , selected by set
ST = [60, 80, 100, 120] °C. We note that for the same
time ti , dV decreases with temperature, thus confirming the
great sensitivity of dV to the temperature during standby TM .
In Section V, we collect measurements from actual chips that
follow the dV trends shown in Fig. 5. Hence, dV characteri-
zation data could also be fitted on actual measurements, and
points can be obtained using extrapolation.
In Fig. 6, we present the impact of the BTI-induced Vth
(“x”-axis) of the pMOS devices at the propagation delay pd
(left “y”-axis) of the casc21 and at its virtual-power-network
discharge time dV (right “y”-axis) measured for TA = TM =
100 °C. The graphs depict the relative values compared with
those at t = 0, when also Vth = 0. As expected, the
trends validate that the propagation delay pd is affected almost
linearly by Vth, increasing upto 1.47× after ten years, while
the discharge time dV is affected exponentially increasing upto
18.7× after ten years.
C. Online Processing Block and Cost Analysis
The basic concept for monitoring BTI aging by processing
the virtual-power-network discharge time dV is described by
means of the example shown in Fig. 7. During time (x-axis),
a circuit operates at various temperatures T (t) (y-axis) and
executes many times the standby operation at various time
moments ti . We note that the temperature TM can be consid-
ered constant during the dischage time, which is in the order
of nanoseconds and much shorter than the thermal transient
cooldown from power-ON to power-OFF mode, which is in
the order of microseconds [32]. While time increases, the
average aging temperature TA(ti ) = ∑t=tit=t1 T (t)/ i is affecting
Vth due to BTI [27], [28]. However, while ti → t∞,
both the average aging temperature TA(ti ) and the average
temperature during standby TAM (ti ) = ∑t=tit=t1 TM (t)/ i con-
verge to a constant value. Therefore, we consider that the
temperature during standby TM (t) is a random variable that
follows the deviation of T (t). This assumption is realistic,
because each TM (ti ) is a sample of T (t) at the moment
of standby operation t = ti , as shown in Fig. 7. Later, in
Section IV-D, we present results when this assumption is
removed.
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Fig. 8. Online processing for aging estimation.
The online processing block is shown in Fig. 8.
A cumulative moving average filter is utilized to compute the
average dV from the history of standby operations. The filter
is described by: dV (ti ) = (dV (ti−1) + s · dV (ti ))/(s + 1),
where s is the convergence speed, dV (ti ) = c(ti ) × Tclk is
the measured dV in seconds, c(ti ) is the discharge time dV
in circuit clock cycles, and Tclk is the circuit clock period.
This filter, which is applied whenever the discharged signal
is asserted, requires time to converge to the average discharge
time. A higher s value makes the filter to converge faster,
but with a higher sensitivity to noise, as will be shown in
Section IV. Note that the average discharge time dV that is
provided by the moving average filter depends on the average
temperature TAM during every previous standby. Therefore,
as TAM converges to the average aging temperature TA,
the computed dV depends only on the aging status of the
circuit. Based on the |St | × |ST | collected dV characterization
data [Fig. 5(c)], which are discrete dV points in the space
t ×T , the function TA(t, dV ) can be approximated using either
interpolation coefficients [33] (cubic or linear) or a lookup
table. An NVM, which is accessible for online processing,
stores this data. The aging temperature TA(ti , dV ) until time
moment ti is computed using the stored data and the average
discharge time dV (ti ) provided by the moving average filter.
Then, a BTI model [27], [28] is used to compute the aver-
age V th degradation of the CMOS devices in the PGD upon
time ti , as shown in Fig. 8. The processing block is embedded
in the DTM core (Section II) as a software.
The DTM core consumes power for the execution of the
moving average filter affecting power gating efficiency. This
cost is evaluated in terms of energy and MIT [23] impact,
which represents the minimum time that a PGD must stay in
power-OFF mode (denoted by MITorig) in order to save energy.
The energy consumed by the PGD while it is idle is E(idle) =
POFFMITorig, where POFF is the static power consumption
in OFF state. The PGD also consumes energy E(PGD) for
recharging during wake-up. Thus, the energy consumed during
idle and the recharging energy must be lower than the energy
that would be consumed if the PGD were always ON
E(PGD) + E(idle) ≤ E(if ON for MITorig)
⇒ E(PGD) + POFFMITorig ≤ PO N MITorig (2)
where PON is the circuit static power consumption in
power-ON state. Considering that POFF  0.05PON due to
power gating [23], (2) becomes
MITorig ≥ E(PGD)/(0.95PON). (3)
For the proposed MIT evaluation, we consider the dynamic
energy E(dyn) of the DTM core. Instead, we do not consider
its static energy, since the DTM core is already present in
the SOC, and is never power-gated. Thus, the proposed MIT,
denoted by MITprop, is given by
E(PGD) + E(idle) + E(dyn) ≤ PO N MITorig
using (3)





⇒ MITprop ≥ MITorig
[
1 + E(dyn)
E(PGD)
]
. (4)
As in [34], we reasonably consider that half of the inter-
nal PGD nodes are in logic-“1” during wake-up. Thus, the
energy EPGD for recharging the PGD depends on the effective
capacitance of the power network CPDN and half of the
capacitance of the logic: EPGD  (CPDN + 0.5CPGD)V 2dd.
Also, the effective capacitance of the power network is almost
half of the design [34], thus CPDN  0.5CPGD. Therefore,
E(PGD)  CPGDV2dd. As for E(dyn), it is given by E(dyn) =
aCcoreV 2ddsclk, where Ccore is the capacitance of the DTM
core, a is the switching activity, and sclk is the number of
clock cycles to execute the software. Hence, the MIT cost
CMIT = MITprop/MITorig becomes
CMIT = 1 + E(dyn)E(PGD) = 1 + a
Ccore
CPGD
sclk. (5)
For a relative evaluation, we consider the sizes of the PGD
and the DTM core similar (Ccore  CPGD). Thus, (5)
becomes
CMIT = 1 + asclk (6)
CMIT of the proposed technique depends on the switching
activity a of the DTM core and the elapsed clock cycles sclk.
As for the switching activity, we can consider a value
a = 0.15, as in [35].
In addition, we evaluate the energy cost of the proposed
technique. For this reason, we introduce a new metric, the
ratio of the dynamic energy E(dyn) consumed by the proposed
technique on the DTM core against the energy that the power
gating is saving when the circuit is idle for time tidle. The
energy cost to energy savings ratio will be simply referred to
as energy cost Ecost, hereafter, and is given by
Ecost = E(dyn)Esav_orig =
aCcoreV 2ddsclk
0.95Pontidle
. (7)
When Ecost > 100%, the consumed energy is greater than
the saved energy. Since the energy stored in the circuit
Ecore  CcoreV 2dd is almost equal to the consumed energy
during the discharge due to power gating Ecore  POFF · dV ,
(7) becomes
Ecost = a(POFF · dV )sclk0.95(POFF/0.05)tidle
⇒ Ecost(tidle_clk) = 0.1519
sclk
tidle_clk
dV _clk (8)
where sclk is the time to execute the software, whereas tidle_clk
is the idle time, and dV _clk is the discharge time dV , expressed
in clock cycles. As a worst case analysis using (8), we
consider that tidle_clk  10 clock cycles, as in [34], whereas
dV _clk  1000 clock cycles, as evidenced by simulation results
(Section IV) and experimental measurements (Section V).
In Section IV-F, we present the energy and MIT cost of the
processing block using metrics (6) and (8).
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IV. SIMULATION RESULTS
To evaluate the performance of the proposed technique,
we apply it on a circuit of 21 cascaded inverters, referred
to as casc21, on the c432 and on the s38584 and s38417
benchmarks from the IWLS’05 suite [22]. All circuits have
been synthesized with a 32-nm high-k metal gate CMOS
technology [31]. By means of SPICE simulations, we compare
the aging estimation resolution achieved by the proposed
technique against path-based approaches (Section IV-B). Also,
we evaluate the performance of the proposed technique consid-
ering DVFS, and we demonstrate its robustness against tem-
perature variation. Finally, the cost of the proposed technique
is evaluated in terms of area overhead, memory requirements,
energy required by the processing block and its impact on
the MIT. For any quantity Q at time ti , we evaluate its relative
error using εQ(ti ) = |Est(Q(ti )) − Act(Q(ti ))|/Act(Q(ti )),
where Est(Q(ti )) and Act(Q(ti )) are the estimated and actual
values of a quantity Q at time ti . The average relative error
at time ti is computed as εQ(ti ) = ∑ j=ij=1 εQ(t j )/ i .
A. Monte Carlo Simulation Setup
A circuit may operate using one or multiple DVFS operating
modes that are controlled by DTM system policies, which
affect its power consumption and its operating temperature.
In order to simulate how dV is affected by the DTM policies,
we generate random workloads from 500 Monte Carlo
permutations, varying the active policy. Particularly, each
permutation is a Marcov Chain constructed by integrating
the time range between t = 0 and t = 10 years with a
time step of dt . For each step si , which corresponds to time
from ti to ti + dt , we assume that the circuit executes a
task with a task average temperature T (ti ). Each T (ti ) is
considered to be a random value from a normal distribution
with mean temperature Tp and standard deviation σp , the
values of which are indicated by the policy. For each
step si , the devices are characterized according to the
models [27], [28] using the average temperature of all the
tasks executed until task si : TA(ti ) = ∑ j=ij=1 T (t j )/ i , and
statistical stress values [12]. During the integration, unless
it is stated differently, we assume that the circuit executes
eight tasks per day and each task is followed by a standby
operation.
Example: Consider a scenario where the temperature T (ti )
of a PGD during the execution of a task is a random vari-
able with mean temperature Tp = 80 °C and a standard
deviation σp = 3 °C. A Monte Carlo permutation of this
scenario, with dt = 0.25 days, is shown in Fig. 9(a), where
the temperature T (ti ) of a task and the average tempera-
ture TA(ti ) of all tasks that have been executed until time ti
are shown. Next, Fig. 9(b) shows the Vth degradation V ith(ti )
at time ti when the aging temperature is TA(ti ). The initial Vth
for a pMOS is 0.49155 V and TA is 80 °C [Fig. 9(a)].
Vth is 16.88% after four years and reaches approxi-
mately 20% after ten years. Finally, Fig. 9(c) shows dV (ti )
after each task (shown as dots) and the average virtual-power-
network discharge time dV (ti ) = ∑ j=ij=1 dV (t j )/ i (shown as a
line) until time ti , when we apply this scenario on casc21. 
Fig. 9. For TA = 80 °C (a) Scenario of tasks temperature; (b) pMOS Vth
degradation; (c) discharge time dV and (d) path delay over time t .
B. Robustness to Noise: Path Delay Versus Discharge Time
During the simulations, we also collect path-delay data.
Fig. 9(d) presents the path delay for each task (points)
and the average path delay (line), when the tasks shown
in Fig. 9(a) are applied on the cascaded inverters casc21
circuit. Comparing the dicharge time [Fig. 9(c)] with the
path delay [Fig. 9(d)] values, we observe that the discharge
time is in the order of hundreds of nanoseconds, while the
path delay is in the order of hundreds of picoseconds. If we
assume a very small measured path-delay deviation of 5% at
t = 0.6 years [Fig. 9(d)], where the average path delay is
0.2 ns and the pMOS devices Vth is 60 mV [Fig. 9(b)], then
the average path-delay increases from 0.2 to 0.21 ns, which
is the value Vth degradation 83 mV at time t = 3.8 years.
This corresponds to a time error of 3.2 years. The propagated
error at estimated Vth using path delay εpdVth = 38%[Fig. 9(b)], which is also the aging estimation resolution that
can be achieved by path-based techniques. If we now assume
a small deviation of 5% at the measured discharge time, at
t = 0.6 years, then the average discharge time varies from
1176 to 1235 ns, which corresponds to the discharge time due
to Vth = 60.5 mV that occurs at time t = 0.76 years (for
the same operating conditions). The propagated time error is
0.16 years, and the error of estimation using the discharge time
would be εdVVth < 1%, which is a 97% error reduction, and
hence resolution increase, compared with the aging estimation
resolution using path delay. Finally, in Fig. 9, we observe
that path-delay increases by less than 23%, while discharge
time more than 1100% after ten years of lifetime. Note that
the robustness evaluation of the ring oscillator frequency drift
sensors is similar to that of the path-delay-based sensors,
because the path delay of the ring oscillator is its oscillation
period. Therefore, we conclude that the discharge time is more
robust to random noise and offers higher aging estimation
resolution than path delay and ring-oscillators frequency
drift.
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TABLE I
AVERAGE DISCHARGE TIME AND BTI ESTIMATION RESULTS
FROM MONTE CARLO SIMULATIONS USING
SINGLE AND MULTIPLE POLICIES
C. Results on Circuits Implementing Various DTM Policies
First, we consider that the benchmarks operate using a sin-
gle policy (static operating frequency) that follows a thermal
profile p = [90 °C, 3 °C], with average aging temperature
Tp = 90 °C and deviation σp = 3 °C. Second, we consider
three policies with operating voltages (Vdd1, Vdd2, Vdd3) =
(0.9, 1, 1.1) V, and thermal profiles pL = [75 °C, 2 °C],
pM = [85 °C, 2 °C], and pH = [100 °C, 2 °C], respectively.
Table I presents the results. Particularly, first column shows
the circuit name and column “policies #” the number of avail-
able policies. We assume that eight tasks/day are executed,
therefore column “cp-every” reports the change-policy rule,
which selects values from the set [“day,” “month,” “never”].
When “cp-every” is set to value “day” then the active policy
of the circuit remains unchanged for eight tasks, and then
it is randomly selected among the [pL, pM , pH ] policies.
Similarly, the value “month” indicates that the active policy
remains unchanged for six months (30 × 8 = 240 tasks).
The value “never” applies only to the single policy case.
The column labeled as “discharge time dV sensor” contains
information related to the dV sensor (Section III-A): the
parameter convergence speed “s” of the moving average filter,
the number of standby operations required to converge “sb #,”
and the average relative error of the moving average filter εdV
for all the Monte Carlo permutations. Note that, for s = 0.01,
the filter requires 265 standby operations to converge for the
c432 (single policy), while it requires only 29 operations for
s = 0.05. We also observe the earlier convergence of the
sensor for higher “s” values, which, however, comes together
with a higher error due to the filter’s higher sensitivity to
workload fluctuations. The error εdV is small, in the range
[0.36%–0.97%] and [4.1%–8.6%] for designs with single
Fig. 10. Moving average dV and error εdV on single policy. (a) [0–10] years.(b) [0–0.4] years.
Fig. 11. Moving average dV and error εdV on three policies.(a) [0–10] years. (b) [0–0.4] years.
and multiple policies, respectively. The BTI estimation also
requires a lower number of standby operations to converge,
while s increases. The BTI monitoring of casc21 requires
268 standby operations for s = 0.01, while it requires with
the first standby operation for s = 0.05. The error of the
average threshold voltage degradation estimation εV th is very
small, less than 1% for designs with a single policy and in
the range [0.5%–6.2%] for designs with multiple policies.
For the Monte Carlo permutations conducted, the convergence
occurs in the range 3 h to 0.09 years. However, it is obtained
considering only eight standby operations per day, which is
a small number. For circuits that are more frequently power-
gated, the convergence could occur in minutes.
Figs. 10–12 focus on a single Monte Carlo permutation
to present these trends in more detail. Figs. 10 and 11 show
the discharge time dV (ti ) and the average dV (ti ) (left y-axis)
given by the moving average filter, as a function of time
(x-axis), for circuit c432 for both the single policy (Fig. 10)
and the three policy (Fig. 11, the three dV regions represent
one for each policy) cases, respectively. Fig. 10 shows results
for the considered s values, s = 0.01 and s = 0.05. The
relative error εdV (ti ) (right y-axis) of the average discharge
time estimation is also depicted. Figs 10(a) and 11(a) focus
on the time range [0–10] years. The average relative error is
0.55% and 0.89% for s = 0.01 and s = 0.05, respectively,
for the single policy case, and 3.2% for the three policies.
Figs. 10(b) and 11(b) focus on the time range [0–0.4]
years.
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Fig. 12. Estimation error εV th . (a) [0–10] years. (b) [0–0.18] years.
Fig. 12 shows the estimated (Est(V th(ti ))) and the
actual (V th(ti )) average Vth degradation (left y-axis) in
time t (“x”-axis) for the single policy case (Fig. 12). It also
depicts their relative error εV th(ti ) (right y-axis). The relative
error between the estimated and the actual V th values is
higher at the beginning, but it reduces as the filter converges.
The average value of the error εV th(ti ) is found 0.4% after
the convergence. As convergence point, it is considered the
moment when the relative error becomes <10% and occurs
at 0.013 years [Fig. 12(b)]. For the case of three policies
(Fig. 11), the Vth degradation estimation error is following
a similar trend. Its average value εV th(ti ) is found 3.2% after
the convergence, which occurs at 0.024 years.
D. Temperature Variation During Standby Operations
Both the temperature during standby operations TM (ti ) and
the temperature of the executed task T (i) were considered
independent random numbers following the temperature vari-
ation of the active policy. However, a reason to power-OFF
a circuit could be the elevated temperature. Therefore, the
average temperature during standby might be higher compared
with the average temperature of the active policy. Therefore,
we repeat all the simulations by considering that the average
temperature during standby operations T M is higher compared
with the average temperature of the active policy by modeling
TM as TM (ti ) = T (ti ) + dTM + σTM , where dTM is a drift
and σTM is a white noise deviation of temperature during
standby at time ti , compared with the task temperature T (ti ).
For a high deviation of σTM = 10 °C and without a drift
(dTM = 0 °C), the proposed technique performs without any
additional notable error, because the white noise is canceled by
the moving average filter. The drift introduces an error in the
average threshold voltage estimation, which for dTM = 5 °C
can reach 9.4%. However, this error is systematic, thus it can
be corrected by the processing block. Even in the case that
this error is ignored, the drift is the same for identical designs,
and hence, it does not affect the practicality of the proposed
technique for comparing their aging status.
E. Area Cost and System Memory Requirements
We evaluate the area cost of the hardware block as well
as the memory requirements of the processing block. The
discharge time sensor (Section III-A) consists of only a logic
AND gate, an inverter, and a clock cycles counter. This type
of delay sensor may already be part of the power gating DFT
infrastructure [30], [36]. The maximum number of bits |CC|
for the counter was |CC| = log2(dV (t = 10, TA = 120,
TABLE II
AVERAGE ENERGY-SAVING AND MIT COSTS FOR PROCESSING
TM = 60)/Tclk) = 14 bits, and is obtained with an operating
clock period Tclk = 1 ns and the maximum dV value that is
observed (after time t = 10 years, with average temperature
TA = 120 °C and temperature during stand-by TM = 60 °C)
(lower temperature considered) and operating clock period
Tclk = 1 ns. The overall area overhead, when the DFT
infrastructure [30] is not available, is ≤ 0.4% of s38417, and
does not depend on the size of the design. In addition, we
examined the NVM size |M| required by the processing block
software in order to approximate the TA(t, dV ) function. Using
linear interpolation coefficients from 64 collected points for
the processing block, |M| = 4 × 4 × (# of points) bytes, with
four number of linear coefficients of 4 byte each per point.
Thus |M| = 1 Kbyte, which is a very low memory cost.
The discharge time sensor is accessible by the DTM core
(Section II) through cross layer SAMs that reuse DFT and
interconnection infrastructure [1], [14], [24].
F. Energy and Minimum Idle Time Cost
We implemented the moving average filter in C program-
ming language, which was compiled into 7 and 12 instructions
from x86 and ARM instruction sets, respectively. We consider
that each instruction is executed in one clock cycle, thus
sclk_x86 = 7+2 = 9 and sclk_ARM = 12+3 = 15, considering
also the clock cycles for checking the discharged signal. Next,
we use (6) and (8) to evaluate the processing block cost.
1) Moving Average Filter: Since MIT is less than the time
of the circuit to discharge (MIT < dV [34]), we examine the
energy cost, when tidle belongs to one of the two possible
intervals: 1) MIT ≤ tidle < dV and 2) dV ≤ tidle ≤ 1 s.
The DTM core is aware if the PGD was fully discharged,
through the discharged signal of the sensor. If the PGD wakes
up before the circuit discharges (MIT ≤ tidle < dV ), the
moving average filter execution is avoided and only two and
three instructions are required from the x86 and ARM sets,
respectively, to check the value of discharged signal, implying
[using (6)] an CMIT of 1.3× and 1.45×, respectively, as shown
in Table II. Also, the average energy cost in this interval is
Ecost(tidle) =
∫ tidle=B
tidle=A Ecost(tidle)dtidle
|B − A| . (9)
This cost is evaluated for MIT ≤ tidle < dV by using A =
MIT and B = dV . For x86 and ARM architectures, the Ecost
results, which are shown in Table II, are 7.3% and 10.9%,
respectively. When dV ≤ tidle, the filter is executed and the
energy cost is evaluated using (9) with A = dV and B = 1 s
in clock cycles. It is found 9.8E-05% and 1.7E-04% for each
architecture, respectively (Table II). The worst case energy cost
for this process is when tidle = dV , and is evaluated using (8)
at 7.1% and 11.8% for each architecture, respectively.
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Fig. 13. (a) Chip floorplan. (b) Exposed VVdd pin. (c) Oscilloscope.
2) Aging Monitoring Process (Accessing of the Lookup
Table): We presented in Section IV-B that a 5% dV variability
propagates a Vth shift error < 1% and that such Vth variability
is exhibited between PGD with 0.16 year time difference.
Due to this resolution bound, the aging monitoring process
runs periodically with the very low period of 0.16 years
(approximately two months) and, hence, its energy cost is
negligible. Also, the larger the PGD is compared with the
DTM core, the lower is the cost presented in Table II. Fig. 13
shows the floorplan of an actual SOC, which has a DTM core
that is an ARM cortex M0 processor, and is located at the
bottom-left corner of the SOC. Note that most blocks in the
SOC are larger than the core.
V. EXPERIMENTAL VALIDATION
To demonstrate the impact of aging on the discharge time,
we conduct experiments with actual chips. The experimental
setup is shown in Fig. 13. The test-chips used in our
experiment contain the SOC Tokashi [37] [Fig. 13(a)] and
are manufactured with a 65-nm CMOS technology. Vdd is
connected to 1.2 V power supply. The SOC has an ARM
cortex M0 processor that is power-gated as a single block,
and has an exposed VVdd pin [Fig. 13(b)] that can be directly
accessed by an external oscilloscope [Fig. 13(c)]. Through
the external oscilloscope, we collect virtual voltage VVdd
waveforms during standby operations of the processor in
time. These measurements are postprocessed for emulating
the operation of the proposed processing block. The impact
on the discharge time of oscilloscope’s probe (∼10 M
resistance) is negligible and the VVdd network discharges
mainly through the chip (∼50 K resistance). The same
instrument is used throughout the experiments, and a relative
evaluation of measurements compared with those obtained at
t = 0 is performed, thus any systematic variability induced
by the instrument should not impact the observed trends.
To accelerate aging between measurements collection, we
operate the chips at 70 °C, using a temperature chamber that
has ≤5% accuracy error, while executing a computational
intensive synthetic benchmark, the Dhrystone [38]. The dis-
charge time is evaluated using oscilloscope measurements as
the time interval from the assertion of the sleep signal to the
moment, where VVdd reaches a logic threshold of 25% of Vdd.
We collect K measurements at various time points t = 0, 200,
and 400 hours of operation. For each set of K measurements at
a time point t , we compute the relative average discharge time
Fig. 14. (a) Average discharge time dV . (b) Pstnorm trend of four chips.
compared to the average discharge time experienced at t = 0.
This normalized discharge time, which emulates the moving
average filter is simply referred to as average discharge time,
hereafter, and is computed for each time point t by
dV (t) =
i=K∑
i=1
dV i (t)
/ i=K∑
i=1
dV i (t = 0)
where dV i (t = 0) denotes one of the K measurements
collected at the beginning of the experiment, when t = 0.
The measurements at each time point are considered to occur
simultaneously, since the aging status of the chips is slightly
affected during the few seconds of their manual collection.
In Fig. 14(a), we present the average discharge time of a
set of K = 10 measurements for every time point t = 0,
200, and 400 h of operation for a set of chips. After 200 h
of operation, there is a 5%–17.4% increase of the average
discharge time, which increases to 9.3%–26.7% after 400 h
of operation compared with the average discharge time at
t = 0. As expected, a clear increase of the average discharge
time for all the examined chips is observed confirming its
sensitivity to the aging status of the chips. On the other
hand, the absolute dV i measurements are highly sensitive to
random noise and vary in the range [613 ns–1240 ns]. Next,
we obtain a trend for the static power Pstnorm over time by
considering that the charge, which is stored in the circuit
and the leakage current Ileak are constant during discharging:
Pstnorm = Ileak(t)/Ileak(t = 0) ∝ dV (t = 0)/dV (t). Fig. 14(b)
shows the computed static power trend for the examined
chips. These results are consistent with the static power
reduction with BTI aging reported in [18]. The aging of
the chips at t = 0 differs, since they were manufactured
in 2012 and have also been used for other purposes.
In the next experiment, we focus on another chip, relatively
“fresh” than those used for the previous experiments, and we
repeat the experiment for 4000 h  5.5 months. Fig. 15(a)
shows the collected data. We collect dV measurements every
100 h, while time t < 600 h [Fig. 15(b)], and every 500 h when
time t > 600 h [Fig. 15(c)]. We also collect data at t = 4000 h.
The same process as before is followed on each measurement.
The reported dV values are relative to time t = 0. A clear
incremental trend of the average discharge time dV in time up
to 2.79× compared with the average dV at time t = 0 is shown
after 4000 h of operation. Particularly, dV increases by 2.75×
after almost a month [Fig. 15(b)] and continues increasing,
almost linearly, for 1% every 79 days [Fig. 15(c)]. The
absolute dV values are in the range [410–1650 ns]. The
observed trend of the average virtual-power-network discharge
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Fig. 15. Measurements from a 4000 h (∼ 5.5 months) accelerated aging
experiment. (a) dV and dV values; when t ∈ [0–4000] h. (b) dV ; when
t ∈ [0–600] h. (c) dV ; when t ∈ [600–4000].
time dV is in consistency with the expected trend, thus
confirming its sensitivity to the BTI aging status of the design.
Note that the examined core (Fig. 13) is power-gated as
a single block. However, the proposed technique can also
be adapted for cores with individually power-gated blocks
by following coarse-grained rules, which depend on the
objectives of the application that utilizes the coarse-grained
BTI monitoring. For example, an application that targets to
maximize reliability can consider the most aged block, as a
representative of the core, while an application that targets
to maximize power consumption can consider the average
aging of all blocks, instead. Nevertheless, the proposed tech-
nique remains unaffected in principle, while only additional
software is required for following such coarse-grained rules.
The analytical tools presented in Section III-C can be used
for analyzing this cost, which is architectural and objective
dependent.
VI. CONCLUSION
We presented a coarse-grained technique for monitoring
online the impact of BTI aging on the CMOS devices of
power-gated designs (PGDs) that consists of an on-chip
virtual-power-network sensor embedded in the power-gating
controller and a processing block for processing the collected
measurements. The proposed technique features some advan-
tages over fine-grained techniques: 1) it does not require
the mission profile to be known during design, making it
also applicable to memories; 2) upto 97% higher average
aging estimation resolution is achieved than that of path-
delay-based techniques; and 3) the virtual-power-network is
already distributed in the PGD, and thus it does not require
additional distributed sensors. By means of SPICE simulation,
we evaluated the performance of the proposed technique
on PGDs with static operating frequency and DVFS. The
average threshold voltage estimation error induced by random
temperature variation was found to be negligible. The MIT
increase caused by the energy consumed by the proposed
software was evaluated on two scalar machine models that
use x86 and ARM instruction sets and was found <30% and
<45%, respectively. Through accelerated aging experiments
using five actual chips with an SOC that contains an ARM
Cortex processor, we validated the discharge time sensitivity
to the BTI aging status of the processor.
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